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(57) ABSTRACT 
A device for generating power to run an electronic compo- 
nent. The device includes a heat-conducting substrate 
(composed, e.g., of diamond or another high thermal con- 
ductivity material) disposed in thermal contact with a high 
temperature region. During operation, heat flows from the 
high temperature region into the heat-conducting substrate, 
from which the heat flows into the electrical power genera- 
tor. A thermoelectric material (e.g., a BiTe alloy-based film 
or other thermoelectric material) is placed in thermal contact 
with the heat-conducting substrate. A low temperature 
region is located on the side of the thermoelectric material 
opposite that of the high temperature region. The thermal 
gradient generates electrical power and drives an electrical 
component. 
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MICROFABRICATED THERMOELECTRIC 
POWER-GENERATION DEVICES 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This application is a continuation (and claims the benefit 
of priority under 35 USC 120) of U.S. application Ser. No. 
091198,069 now U.S. Pat. No. 6,388,185, filed Nov. 23, 
1998, which claims priority from U.S. provisional applica- 
tion serial No. 601095,829, filed Aug. 7,1998, and serial No. 
601096,657, filed Aug. 13, 1998. The disclosure of the prior 
applications is considered part of (and is incorporated by 
reference in) the disclosure of this application. 
STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 U.S.C. 202) in which 
the Contractor has elected to retain title. 
FIELD OF THE INVENTION 
This invention relates to devices employing a micro-sized 
thermoelectric power generating device. 
BACKGROUND 
Small electronic devices, such as those using integrated 
circuits, continue to play a major role in all aspects of 
society. Batteries have traditionally been used to power such 
devices. 
The energy in a battery dissipates over time, requiring 
battery replacement or recharging. 
Portable devices can be powered using thermoelectric 
(“TE’) effects. The thermoelectric material generates power 
based on a thermal gradient. The thermal gradient for a 
wristwatch may be created by one side of the watch being 
exposed to the air (the cool side) and the other side being 
exposed to the wearer’s wrist (the hot side). Preferably, the 
device is in direct contact with the hot region. Alternatively, 
the device may be in contact with a thermally-conducting 
material which, in turn, is in direct contact with the hot 
region. Heat rejection from the cold side of the thermoelec- 
tric device could be to the ambient air or to any other 
suitably cooler medium. 
The thermoelectric material may be placed in thermal 
contact with the first substrate. Here, “thermal contact” and 
“thermally attached” can encompass any connection where 
heat easily flows from one material to another. This does not 
necessarily require that the materials be in direct contact. A 
metallization layer (described below) may be disposed 
between the substrate and the thermoelectric material to 
ensure that these materials are in thermal contact and 
mechanically attached. 
In power-generation devices, a “natural” temperature gra- 
dient may be used to generate power through the Seebeck 
effect. In these devices, the thermoelectric materials may be 
sandwiched between a pair of thermally conducting electri- 
cally insulating substrates. 
Diamond has the highest thermal conductivity (about 
2400 Wrn-IK-’) of any known material. Diamond also has 
S 
10 
1s 
20 
2s 
30 
3s 
40 
4s 
so 
5s 
60 
65 
2 
an extremely high degree of hardness, and is an excellent 
electrical insulator. 
SUMMARY 
The present system describes a new kind of thermoelec- 
tric device that has advantages. Novel techniques of forming 
the system are also described. 
An important advantage includes the ability to form a 
large number of thermoelectric legs due to the improved 
formation process. 
A thermoelectric material, such as a BiTe alloy including 
Bi,Te, and Bi,Te,-based alloys (in bulk or film form), may 
be used as the thermoelectric component. The thermoelec- 
tric material may be disposed between a first and second 
substrate. This material is patterned as a series of alternating 
pm-sized n-type and p-type regions, or “legs”, on the 
substrates using microfabrication techniques. The area of the 
substrates may be larger than the area of the p and n leg 
region. The legs are preferably arranged in a two- 
dimensional “checkerboard” pattern, and at least some are 
electrically in series so that the output voltage is the sum of 
the individual voltages. The devices are thermally in paral- 
lel. Of course, the voltage potential can be controlled by 
connecting some of the legs in parallel as well. 
The thermoelectric material is preferably microfabricated 
according to techniques described herein. 
The disclosed microfabrication techniques allow forming 
thousands of legs, e.g., 1OOCk20,OOO legs. They also offer 
the potential to achieve an appropriate voltage1current com- 
bination for a given temperature differential across a device. 
Films of BiTe alloys deposited as legs on the substrate 
typically have thicknesses of between 5-100 pm. FIG. 2 
shows the power output of a device as a function of leg 
thickness. The power output increases for a given cross- 
sectional area as the thermoelectric legs become thinner for 
a given temperature difference. This results in a higher 
output power density. Thin films of the thermoelectric 
material are therefore better if the thermal resistances or 
electrical contact resistances are low or negligible. Thin 
films also allow fabrication by IC fabrication technology. 
Electrically insulating materials having high-thermal 
conductivities, such as silicon carbide, aluminum nitride, 
boron nitride, or beryllium oxide, may be used in place of 
the diamond substrates. Other materials with similar elec- 
trically insulating and thermally conducting properties (i.e., 
as close to diamond as possible) could also be used. The 
desirable properties of diamond and materials having similar 
properties enhance the effectiveness of the device. During 
operation, input heat from the hot side is rapidly and evenly 
spread out so that the substrate efficiently supplies heat to all 
the n and p legs. 
A multi-layer stack structure is preferably used to attach 
the thermoelectric material to the substrate. The stack struc- 
ture preferably has electrically and thermally conductive 
materials. Electrically conductive materials provide a series 
electrical connection between the p- and n-doped legs of the 
thermoelectric material. A low electrical contact resistance 
between the electrically conductive materials and the ther- 
moelectric legs is desirable. This reduces the total internal 
electrical resistance of the device and reduces performance 
degradation. 
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Thermally-conductive materials within the stack structure 
facilitate heat flow between the thermoelectric material and 
the substrate. A low thermal resistance between the heat- 
dissipating device and the thermoelectric material reduces 
heat losses. These combined factors prevent a degradation in 
the performance of the device. A lower stack structure 
having a similar multi-layer configuration (and similar elec- 
trical and thermal properties) connects the thermoelectric 
material to the second heat-conducting substrate. 
A preferred multi-layer stack structure includes a metal- 
lization layer coated on the inner surface of the substrate. 
This thin metal coating facilitates adhesion of the substrate 
to other materials. In preferred embodiments, metals such as 
titanium or chromium are used as the substrate metallization 
layers. An outer diffusion barrier layer, preferably composed 
of ternary alloys of metal-Si-N, where the metal is a 
transition metal such as Ti or Ta, may then be deposited on 
the metallization layer. 
The outer diffusion barrier layer prevents the diffusion of 
copper to the metallization layer and to the substrate. 
Depending on temperature, the outer diffusion barrier may 
not be required. For example, at room temperature, the outer 
diffusion barrier may not be needed to prevent more inter- 
diffusion. 
A copper layer is deposited on the outer diffusion barrier 
layer. An inner diffusion barrier layer, preferably composed 
of Pt or metal-Si-N, is then deposited on the copper layer. 
The inner diffusion barrier layer impedes the diffusion of 
copper (which has a high solid-state solubility and thus 
diffuses rapidly) into either the metallization layers or the 
thermoelectric material. Impeding the diffusion of copper 
prevents contamination of the other materials in the stack 
structure. An electrical contact layer, preferably including 
one of the transition metals, may be deposited if required on 
the inner diffusion barrier layer to complete the multi-layer 
upper stack structure. 
P- and n-doped thermoelectric legs of the desired thick- 
ness are deposited on the electrical contact layer. A second 
electrical contact layer, followed by a second inner diffusion 
barrier layer, is deposited on the legs. 
Each layer of the stack structures is preferably deposited 
using semiconductor device fabrication techniques. 
Prior processes attempted to produce sharp, patterned 
thick photoresist structures using microelectrical mechanical 
system (“MEMS”) technology, which is often based on 
x-ray lithography. 
The major factors which limit the power output of the 
device include: 1) the temperature differential across the 
thermoelectric legs, which is a function of the series elec- 
trical resistance of the thermoelectric legs; 2) the electrical 
contact resistance provided by the upper and lower multi- 
layer connecting structures; 3) the geometry and number of 
legs; and 4) the thermal resistances for heat transfer at the 
hot and cold surfaces of the legs. 
An increase in the available temperature differential will 
increase the available energy. 
The contact resistances are particularly important with 
respect to thermoelectric legs of short lengths. For example, 
the conversion efficiency of a real system is about 20% 
lower than the value calculated in FIG. 3 for the thermo- 
S 
10 
1s 
20 
2s 
30 
3s 
40 
4s 
so 
5s 
60 
65 
4 
electric materials only. This figure shows dimensionless 
figure of merit which represents the performance of a 
thermoelectric device which depends solely upon the prop- 
erties of the thermoelectric material and the hot side and cold 
side temperatures. ZT is proportional to the square of the 
Seebeck coefficient divided by the product of the electrical 
resistivity and the thermal conductivity. The best ZT values 
are obtained in heavily doped semiconductors, such as BiTe 
alloys, PbTe alloys and Si-Ge alloys. The electrical contact 
resistance arises from the connection of all the legs in series. 
Typical values obtained for actual generators and coolers are 
10 to 25pQ/cm2. The thermal contact resistance is generated 
by the heat transfer characteristics of the ceramic plates and 
contact layers used to build the thermoelectric module. The 
heat exchangers and corresponding heat losses should also 
be taken into account. 
In addition, the transport properties of the thermoelectric 
materials vary with temperature, as illustrated in FIG. 1. 
When a thermoelectric device is operating across a wide 
temperature range, these variations may be factored in the 
calculation of its performance. 
The smaller size coupled with integrated circuit technol- 
ogy allows the devices to handle higher power densities for 
both cooling and generator applications. In addition, ther- 
moelectric device miniaturization enables its operation as a 
power generator at much higher voltages than is possible for 
bulk devices, due to the much larger number of thermoelec- 
tric elements (which may be two orders of magnitude 
larger). These higher voltages (1-100 V) are more compat- 
ible with other electronic components. 
While the embodiment discloses a specific use, the teach- 
ings given herein may advantageously be used in many 
varieties of power generation devices. The invention may 
advantageously employ recovery of any kind of heat, e.g., 
waste heat. 
BRIEF DESCRIPTION OF THE DRAWINGS 
These and other aspects of the invention will now be 
described with reference to the attached drawings, in which: 
FIG. 1 shows a relationship between the figure of merit 
and temperature for various alloys; 
FIG. 2 shows a relationship between leg thickness and 
specific power; 
FIG. 3 shows a relationship between conversion effi- 
ciency and ZT; 
FIG. 4 shows a prior art diagram illustrating using a 
thermoelectric material in a wristwatch; 
FIG. 5 shows a perspective view of the assembled pre- 
ferred microcooler of the preferred embodiment; 
FIG. 6 shows a cross-sectional view of this preferred 
microcooler; 
FIG. 7 shows a simplified electronic layout of the pre- 
ferred thermoelectric device; 
FIG. 8 shows a formation setup for the preferred device; 
FIG. 9 shows a relationship between deposition and pH in 
the preferred layout; 
FIG. 10 shows a voltammogram of the preferred materials 
used according to the preferred layout; 
FIG. 11 shows a relationship between anodic and cathodic 
potentials and deposition characteristics for the preferred 
layout; 
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FIG. 12 shows the influence of electrolyte concentrations 
on stoichiometry; 
FIG. 13 shows the characteristics of the electro- 
chemically deposited BiTe alloy; 
FIG. 14 shows the smoothness and structure of the surface 
of the electro-chemically grown BiTe film; 
FIG. 15 shows a relationship between the doped concen- 
tration in solution and the doped concentration which is 
actually applied; 
FIG. 16 shows the relationship between the deposition 
voltage and what is actually deposited; 
FIG. 17 shows a structure of p-type BiTe alloy; 
FIG. 18 shows a graph of electrical resistivity as a 
FIG. 19 shows carrier mobility as a function of tempera- 
FIGS. 20A-20D show the formation of thick film photo- 
FIGS. 21A & B shows the mushrooming effect; 
FIGS. 22A-22C show use of electro-chemical deposition 
FIGS. 23A-23H show a first formation technique accord- 
FIGS. 24 and 25 show an interdigitated technique; 
FIG. 26 shows properties of the interdigitated technique; 
FIGS. 27A-27D show a simplified formation technique 
FIGS. 28A-28L show the formation sequence for the 
function of temperature for n-type materials, 
ture; 
resist deposition and patterning; 
to form patterned photoresist layers; 
ing to the present system; 
similar to that shown in FIG. 23. 
interdigitated technique. 
DETAILED DESCRIPTION 
The preferred power-generation features a thermoelectric 
material in the form of a 5-100 pm thick film, operating in 
combination with a high-thermal conductivity, high- 
electrical resistivity material, preferably diamond. The sys- 
tem uses a thermal gradient to generate its useful power. 
A preferred configuration shown in FIG. 4 is a cross- 
section of a wristwatch. Afirst substrate has a surface which 
is placed in thermal contact with a "hot" region 1003. 
During operation, heat flows away from the hot region and 
into the substrate. The heat is then incident from the sub- 
strate on a first surface of the thermoelectric device 1002. A 
second surface of the thermoelectric material is kept cooler 
in operation than the first surface. This results in a voltage 
potential being created across points of the thermoelectric 
device. 
For example, when used in a wristwatch application as in 
FIG. 4, the first substrate surface may be a skin-abutting 
surface and may be placed in contact with a user's wrist. The 
second substrate surface would be exposed to the ambient 
air. The power from the device powers the timekeeper 1001. 
FIGS. 5 and 6 show different views of the device. The 
device 10 generates power using a temperature differential 
between a hot region 13 and a cooler region 27. Device 10 
has an upper substrate 12 and a lower 12' substrate posi- 
tioned over the top and bottom surfaces of a BiTe alloy- 
based thermoelectric element 14. The cooler region 27 is 
shown adjacent lower substrate 12'. 
6 
The perspective view of FIG. 5 is upside-down compared 
to the orientation of the device 10 in FIG. 6. The thermo- 
electric elements 14a, 14b are electrically in series but 
thermally in parallel. Thermoelectric elements 14a, 14b are 
separated by a gap 16. Each element is a "leg." A thermo- 
electric leg is a single thermoelectric element made of n-type 
or p-type thermoelectric material used in fabricating a 
thermoelectric couple, the building block of thermoelectric 
modules. The geometry of the leg (cross-section to length 
ratio) is optimized to maximize the performance of the 
device. 
The preferred thermoelectric microdevice preferably has 
several thousand elements compared to only about 100 to 
250 in bulk devices. 
The general requirements for substrates 12, 12' include a 
high thermal conductivity and a high electrical resistivity. 
Suitable materials include diamond, alumina, aluminum 
20 nitride, high resistivity silicon, and other such materials 
having similar properties. Substrates 12, 12' may be in bulk 
form, e.g., about 100-1000 pm thick, e.g., 300 pm. The 
overall thickness of device 10 may be about 20Ck2000 pm, 
e.g., 700 pm, in some configurations. The exact dimensions 
are linked to the thermal environment and requirements of 
the device. 
Thermoelectric material 14 is composed of adjacent, 
alternately spaced p-doped 14a and n-doped 14b legs of 
30 BiTe alloy semiconductor material. P- and n-doped legs 14a 
and 14b are formed by doping BiTe alloys with suitable 
elements as described below. Thermoelectric thick film 
material 14 may be about 1-1OOpm thick, e.g., 50pm. These 
3s BiTe alloy materials are preferably not bulk materials, but 
are deposited using microfabrication techniques, electro- 
chemical deposition, vapor deposition, sputtering, etc. as 
described in considerable detail below. Each leg is separated 
from substrates 12, 12' by an upper 11 and a lower 11' 
Multi-layer structures 11, 11' include metallization layers 
18, Ma, 18' for metallizing a portion of the substrates' 
surfaces. Metallization layers 18, Ma, 18' facilitate adhesion 
4s between each substrate and subsequent layers of upper stack 
structures 11, 11'. Metallization layers 18, Ma, 18' also 
provide good mechanical connections between the substrate 
and a diffusion barrier. In preferred embodiments, the met- 
allization layers include titanium, chromium, or any other 
50 electrically-conductive material which can be used to bond 
subsequent layers. 
Outer diffusion barrier layers 20,20a, 20' are sandwiched 
between metallization layers 18, Ma, 18' and copper layers 
ss 22, 22a, 22'. Outer diffusion barrier layers 20, 20a, 20' 
prevent diffusion of copper or other material into the sub- 
strate and metallization layers. Copper diffusion into these 
layers causes problems such as disruption of the mechanical 
bond between the substrate and the metallization layers. 
6o Outer diffusion barrier layers 20,20a, 20' preferably include 
ternary alloys of metal-Si-N or any other material suitable to 
prevent interdiffusion of copper. 
High conductivity material, e.g., copper, is used for 
65 conductive layers 22,22' and 22a as it has a high electrical 
conductivity. These are used to efficiently conduct current 
from the p- and n-doped thermoelectric legs 14a and 14b. 
1s 
2s 
40 multi-layer stack structure. 
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Copper is also an excellent thermal conductor and is used 
during operation to conduct heat from/to the substrates 
to/from the thermoelectric material. 
Conductive layer 22 is connected via solder bumps 24, 
24a to inner diffusion barrier layers 26, 26a. A wide range 
of metal alloys can be used as solder, with lead, tin, and 
indium alloys being preferred. Copper provides a solder- 
wettable surface when coated with a thin layer of nickel or 
palladium, and thus it may be desirable to deposit one of 
these materials prior to forming the solder. Generally, the 
solder should be placed between the Cu layer and the 
thermoelectric material: the specific location is variable. 
The other materials are described in our previous U.S. Pat. 
No. 5,712,448, which is incorporated by reference. 
The materials, thicknesses, and primary functions of each 
layer in the stack structures are summarized in Table I, 
below. 
TABLE I 
Lavers of the Device 
Ref. 
Layer Numeral Material Thickness Function 
Heat conducting 
substrates 
Metallization 
layers 
Outer diffusion 
barrier layers 
Conducting 
layers 
Inner diffusion 
barrier layers 
Electrical 
contact layers 
Thermoelectric 
material 
12,12’ 
18,18’ 
20,20’ 
22, 22’ 
26,26’, 
28,28’ 
14, 14a, 
14b 
diamond 
Ti, Cr 
metal-Si- 
N, Pt 
c u  
metal-Si- 
N, Pt 
Trans. 
metals 
BiTe 
doped) or 
alloys 
thereof 
b> P- 
100-1000 
,urn 
0.02 ,um 
0.1 ,um 
0.1-5 ,um 
0.1 ,um 
0.1 ,um 
5-100 ,um 
more 
prefer- 
ably 20- 
SO ,um 
thermal 
conductor 
adhesion 
prevents 
diffusion of 
CU into 
substrate 
thermal1 
electrical 
conductor 
prevents 
diffusion of 
CU into 
thermoelectric 
device element 
electrical 
contact 
thermo- 
electric 
generator 
Preferably, there are 1000-20,000 legs, more preferably 
2500-5000 legs. 
FIG. 7 shows a simplified cross-section side view of 
device 10 shown as using only six thermoelectric legs. The 
six legs include a series of alternating p-doped 14a and 
n-doped 14b legs that are electrically connected in series by 
multi-layer upper 11 and lower 11’ stack structures. Dia- 
mond layers 12, 12’ provide a heat path to operate the 
devices in thermal parallel. 
Device 10 operates based on power produced by a thermal 
gradient. For purposes of discussion, multi-layer upper stack 
structure 11 is assumed to be in contact with “cold” side 21 
that is at a lower temperature than multi-layer lower stack 
structure 11’ in contact with “hot” side 23. Thus, a thermal 
gradient is established between upper stack structure 11 and 
lower stack structure 11’. This causes an electrical potential 
to be produced between the hot and cold sides of the 
thermoelectric generator because of the Seebeck effect. A 
current will pass through the legs in one direction (shown in 
5 
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the figure as clockwise) if the thermoelectric generator is 
connected to an external load, such as electronic device 38. 
This voltage and subsequent current can be used to power 
an electronic device 38 with or without a suitable power 
conditioning element 39. 
For example, in the case of a wristwatch, upper substrate 
12 is in thermal contact with the ambient air. Lower sub- 
strate 12’ is in thermal contact with the user’s wrist, which 
is presumed to be warmer than the ambient air. 
The generated current passes through a lead 40 to a first 
portion 11” of lower stack structure 11’. Current flows from 
lower stack structure ll’, through first p-doped leg 14a, and 
into upper stack structure 11. The current then proceeds to 
pass through successive p-doped and n-doped legs, finally 
exiting through a portion 11”’ of lower stack structure 11’. 
The current then passes through a lead 42 back to electrical 
device 38 to complete the circuit. 
Each p- and n-doped leg of the thermoelectric material 
simultaneously creates a voltage from “cold” side 21, 
through the thermoelectric material, and to “hot side” 23. 
During operation, heat first passes from the hot region to 
lower substrate 12’. As described above, heat is rapidly 
spread out and conducted due to the high thermal conduc- 
tivity of the substrate. This process accumulates heat and 
directs the same to the thermoelectric elements. The pres- 
ence of cold side 21 of the thermoelectric material results in 
a thermal gradient. 
FIG. 2 demonstrates that the electrical power density, i.e., 
the electrical power per unit area generated by the device, is 
inversely proportional to the leg thickness for a given 
thermal gradient. Thus, thin thermoelectric legs (e.g., thick- 
nesses of about 100 pm or less) result in high power 
densities. Details of such dependencies are described in 
“Thermoelectric Power Conversion,” by Jean-Pierre 
Fleurial, incorporated by reference. 
Devices operating with low AT heat sources can require 
larger numbers of legs and electrical connections for opera- 
tion. The overall effect can be to substantially increase the 
internal electrical resistance within the device and degrade 
its performance. Conversely, the thermal resistance 
decreases as the thickness of the thermoelectric legs 
decreases. These effects can decrease the efficiency of the 
device. Use of high thermal conductivity substrates (e.g., 
diamond) to conduct heat into and away from the thermo- 
electric elements is thus important for efficient operation of 
small-scale devices such as consumer electronics. 
The electrical and thermal properties of the multi-layer 
upper and lower stack structures also affect the performance 
of the device. The efficiency of the device decreases as the 
electrical contact resistance between the n- and p-doped legs 
containing the thermoelectric material is increased. The 
development of ohmic contacts to the p- and n-doped legs 
becomes a large factor in determining the performance as the 
thickness of the thermoelectric material decreases. For 
instance, the electrical contact resistance between a bulk 
thermoelectric leg and the multi-layer stack structure is 
typically about lo-’ Q-cm’ for a device having a leg 
thickness greater than 1 millimeter. However, for a device 
with a leg thickness between 5-100 pm, e.g., 10 pm, the 
electrical contact resistance between the stack structure and 
US 6,787,691 B2 
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the leg must be reduced to about Q-cm' to prevent a 
substantial decrease in the energy conversion efficiency and 
the power density of device 10. 
The device can be used to generate power under both 
steady-state and transient conditions. The device generally 
operates at high power levels proportional to the temperature 
differential of the hot and cold surfaces. For applications 
where the temperature differential is not constant, additional 
power conditioning may be required. Such transient condi- 
tions may be accounted for and dampened by use of the 
power conditioning module 39. 
In a wristwatch, the resulting output voltage Vout may 
vary somewhat throughout the typical user's day as the 
ambient temperature and the user's biological temperature 
(e.g., temperature of the user's wrist) varies. Power control 
module 21 may be designed to account for such variations. 
Power control module 39 can include a power storage 
element, e.g., a rechargeable battery or a capacitor which 
stores the energy generated by the device at times when 
power output is above that needed to operate the load, such 
as a chronometer. Power control module 39 releases energy 
when power output is below that needed for operation. In 
many cases, power control module 39 will be an active 
element. Power control module 39 effectively reduces power 
spikes in the device to improve performance. 
During steady-state operation, the device may continually 
generate power for long periods of time. In this case, current 
is continuously generated by the device under a thermal 
gradient to effectively power the electronic device. In this 
situation, a power conditioning module may not be required. 
Fabrication 
The multi-layer stack structure shown in FIGS. 5-6 is 
initially fabricated by depositing the conducting and diffu- 
sion barrier layers on a substrate. In general, all layers are 
formed and patterned using fabrication techniques that are 
commonly used in microelectronics. For example, metals 
are sputtered, vacuum evaporated, or plasma deposited in 
reaction chambers as films. The processes for forming the 
different layers of the stack structure (especially the metal- 
lization and copper layers) may be performed in the same 
reaction chamber. Likewise, the thick film thermoelectric 
legs are typically deposited or attached to the stack struc- 
tures using a separate reaction chamber or an electrochemi- 
cal bath depending on the deposition technique as described 
below. 
In a preferred fabrication method, the lower substrate is 
metallized to improve its adhesion to the diffusion barrier 
layers of the multi-layer stack structure. Metallization is 
performed by depositing a thin metal film on a surface of the 
substrate. The metallization layer is followed by sequential 
deposition of the outer diffusion barrier, copper, inner dif- 
fusion barrier, electrical contact, thermoelectric material, 
electrical contact, diffusion barrier, and solder bump. 
The upper substrate is sequentially coated with 
metallization, diffusion barrier, and copper layers. These 
layers are preferably patterned on the upper substrate at the 
same time that the lower substrate is patterned. This can be 
done by placing the substrates side-by-side in the appropri- 
ate reaction chambers. As described above, deposition is 
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preferably performed using plasma or sputter deposition or 
vacuum evaporation. The desired pattern of each film is then 
obtained using spatially filtering masks, photolithography, 
and etchants commonly used in microelectronics fabrica- 
tion. 
Diffusion Barriers 
The fabrication of thick film thermoelectric microdevices 
is based on the deposition of films in the 1&100 micron 
thickness range as well as the prevention of degradation of 
the thermoelectric material upon post-deposition heat treat- 
ments of the thermoelectric elements or operation of the 
completed device at elevated temperatures. The commonly- 
used diffusion barrier materials do not prevent the diffusion 
of Cu into the thermoelectric elements. 
A preferred diffusion barrier prevents performance deg- 
radation of thermoelectric devices due to Cu or solder 
migration into the thermoelectric elements. Tests performed 
to measure such diffusion have shown no migration through 
the inventive barriers at 350" C. for 1 hour. By comparison, 
commonly used barrier materials such as Ni, Pt, and Pd 
indicated Cu diffusion at 200" C. after 1 hour. The formation 
of diffusion barriers is described in "Films of Ni-7% V, . ", 
J. Appi Phys, 31 (1998). This describes that high electrical 
conductivity materials such as aluminum and copper are 
commonly used as the interconnection material in IC, silicon 
based, and in thermoelectric, BiTe based, devices. However, 
diffusion of these high conductivity materials into the silicon 
or BiTe can result in a reduction of performance so it is 
frequently necessary to provide a barrier to prevent inter- 
diffusion. Metal films of Ni-7 at% V1 Pt and Pd were shown 
to fail to prevent interdiffusion of Cu and BiTe after a few 
hours at 200" C. However, the Ta,,Si,,N,, barrier preserves 
the integrity of the contact after anneals of 200" C. for 50 
hours and 350" C. for 1 hour. 
A summary of the parameters of the sputtered films is 
shown in Table 11. 
TABLE I1 
Cleaning: 
Sputtering 
Base pressure: -S.lO-' mbar 
Material Target Thickness Gas flow pressure 
Acetone and Isopropanol (both ea. 30"), pressurized air 
Total gas 
TaSi TaSi SO nm Ar, 6Osccm 4 mbar 
cu cu 1 ,um Ar, 6Osccm 10 mbar 
TaSiN TaSi 100 nm Ar, 60sccmiN 2sccm 4 mbar 
Pt Pt 0.5,um Ar, 23sccm S mbar 
A solder bump 24 may be electroplated on a region of 
each diffusion barrier 26. The upper and lower substrates are 
stacked on top of each other and aligned. The substrates are 
then heated to a temperature which melts solder bump 24 
and solders the copper layer of the upper substrate to the 
exposed inner diffusion barrier layer of the lower substrate. 
Conventional soldering or brazing is not the preferred 
method for attaching the copper and diffusion barrier layers 
due to the small size of the doped legs. Solder bump 24 
collapses and fuses the copper layer 22 and the diffusion 
barrier 26 layer on heating to its melting temperature. 
Surface tension of the molten solder prevents bridging 
between the neighboring doped legs of the thermoelectric 
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material, thereby reducing the probability of electrical short- 
ing during operation. 
The electro-chemical deposition (ECD) method for ther- 
moelectric element growth has a significant advantage for 
device fabrication. Since the thermoelectric elements can be 
grown on a substrate, the substrate can be coated with a 
mask to cause the elements to grow on an interconnect bus 
pattern already on the substrate. By doing this, conventional 
IC fabrication technologies can be adapted to the production 
on micro thermoelectric devices for volume production. 
Thermoelectric films may also be deposited on the stack 
structures using other well-known techniques such as 
molecular beam epitaxy, CVD, sputtering, evaporation. 
Heat treating, as described above in connection with 
ECD-grown films, is particularly important for films depos- 
ited by sputtering or flash evaporation. Heat treatment 
improves crystallinity in grain size. Heat treatment also 
anneals carrier generating defects, such as tellurium 
vacancies, or anti-structure defects, and other defects. 
The patterns of the thermoelectric legs are isolated to 
assure that current,flow only occurs through the doped legs. 
Preferably, a “checkerboard” pattern is formed. Typical 
spacing between the legs is between 5 and 100 pm. A typical 
cross section of both the n- and p-doped legs within this 
pattern is 10x10 to 100x100 pm. 
One way of depositing the thermoelectric device legs is 
by electrodeposition. These legs have typical dimensions of 
much less than a millimeter. In particular, the thermoelectric 
device legs may have sizes of a few pms to a few tens-of-pm 
in width and/or length. 
In a typical fabrication process, once contact layer 28’ is 
deposited as described above, the structure is placed in an 
electrodeposition bath and forms the cathode (or working 
electrode). Electro-chemical deposition is performed as 
described below. Photoresist is previously applied to define 
the area to be patterned. Patterns are etched onto the 
photoresist layer using photolithography where legs are 
desired. Ashallow Pt layer may be deposited on the structure 
prior to the structure entering the bath to protect the already- 
deposited layers. 
ECD is effectively used to deposit thick BiTe alloy films. 
Electro-chemical deposition, which has been extensively 
used for CdSe, CdTe, and alloys, achieves a high deposition 
rate on metallic substrates, and may be performed at room 
temperature. Thus, electro-chemical deposition is inexpen- 
sive and scalable. 
ECD of N-type Bite Alloy Thick Films 
For electrodeposition of n-type legs, the bath typically 
includes Bi, Te, Sb, and Se. With reference to a standard 
calomel electrode, voltages of about -5 mV up to about -60 
mV can be used to deposit n-type BiTe alloys, e.g., Bi,Te, 
or Bi,Te,.,Se, or Bi,.,Sb,Te,,Sey. 
In particular, bismuth and tellurium metals dissolve in 
nitric acid (HNO,) to make the oxide anions BiO’and 
HTe0”. The binary compound BiTe alloy is insoluble in 
dilute HNO,, so the reduction of HTe0,’to Te2-at an 
electrode surface will result in the precicpitation of BiTe 
alloys on the surface. The overall reaction for the process is: 
13Hf+18e~+2BiOf+3~e0,+~BizTe,  1 +8H,O 
12 
To realize the production of stoichiometric BiTe alloy 
thick films with the desired thermoelectric properties, the 
process parameters must be optimized. These parameters 
include: electrolyte pH; molar concentrations of the Bi and 
thermoelectric in the HNO, solution; Bi and thermoelectric 
feedstock materials; temperature; electrolyte stirring; sub- 
strate surface finish; electrode geometry; voltage; and cur- 
rent density. By introducing suitable amounts of Se into the 
electrolyte, optimum Bi,Te,.,Se, alloy compositions 
(0.15<x<0.6) can be prepared by the same technique. 
Electro-chemical deposition of Bi, Te and Se from aque- 
ous solutions of nitric acid may be performed as described 
below to form materials with good thermoelectric proper- 
ties. Electro-chemical deposition tests have been performed 
to validate the growth of Bi,Te,.,Se, n-type thermoelectric 
elements with satisfactory thermoelectric performance. 
Because of the multiplicity of parameters possible, the 
2o preferred configuration for the electrochemical deposition 
process, and its rationale, is discussed below. 
Setup 
A typical configuration for producing such n-type thick 
25 films is illustrated in FIG. 8. The main elements of the setup 
include: electrolyte 102 in a glass container; cathode elec- 
trode 104 which forms the substrate for n- or p-type ther- 
moelectric element growth; platinum anode electrode 106, 
3o also referred to as the “counter electrode”; reference elec- 
trode 108 in another glass container; stirrers as needed; a 
power supply system 110 to provide a constant monitored 
voltage or current during deposition; and a bridge 112 with 
saturated KNO, connecting the glass containers. The 
35 electro-chemical deposition can be performed in an open 
beaker while using normal laboratory precautions when 
working with low pH acid-aqueous solutions. 
Electrolyte 
Bi, Sb, Te, and Se are soluble in acids (both the metals and 
their compounds) so the electrolyte can be an acid solution. 
Common acids such as hydrochloric (HC1) and sulfuric 
(H,SO,) acids may be used for the electrolyte so long as 
45 they do not dissolve other materials to be used in the device 
fabrication. An aqueous solution of nitric acid (HNO,) may 
be preferable for the electrolyte. 
40 
Electrolyte pH 
The electrolyte pH will have an important effect upon the 
electrochemical deposition process since it will determine 
the concentration of the Bi, Sb, Te, and Se ions in solution. 
The concentrations of these ions in turn influence the rate of 
5s deposition and thus the rate of film growth. High quality 
films can be grown in a 1 molar aqueous solution of nitric 
acid, which corresponds to a pH of 0. pH levels of -1 to +1 
may also be used. At this pH, Bi, Te, and Se dissolve to 
concentrations useful for electrochemical deposition while 
6o the electrodeposited BiTe alloy is not dissolved. 
Additionally, this pH value is compatible with the other 
materials (metallizations, photoresist, substrates, etc.) that 
operate in the electrolyte. Azero pH enables a high solubility 
65 of tellurium in the one molar nitric acid solution. In 
particular, at a zero pH, the Te concentration equals 10 mM 
which is very close to the solubility limit. 
so 
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Electrolyte Temperature 
Room temperature (18’ C.) operation produces very uni- 
form BiTe alloy films that display good thermoelectric 
properties. Elevated or reduced temperatures do not appear 
to offer any advantages. 
Electrolyte Agitation (Stirring) 
The electrochemical deposition process is most likely 
diffusion-limited. That is, the region of the electrolyte in the 
immediate proximity of the film is constantly being depleted 
of the anions in solution. As such, it may be important to 
agitate or stir the solution so that the anion population is 
replenished. If there were no agitation, the source of anions 
would be “diffusion” limited. Tests demonstrated that a 
simple magnetic stirrer was sufficient to provide bulk move- 
ment of the electrolyte. 
The setup can also be run in an inert atmosphere such as 
Ar by purging the electro-chemical deposition cell from 
oxygen with bubbling Ar into the electrolyte. In some cases 
this can lead to improved film morphology since there is no 
generation of hydrogen peroxide gas at the working elec- 
trode. 
Working Electrode/Photoresist 
The working electrode is the substrate with the intercon- 
nect bus and photoresist defining where the n-type material 
is deposited. 
14 
Counter-Electrode 
The counter electrode 106 completes the circuit in the 
electro-chemical deposition electrolyte. Since 106 is the 
positive, or anode, electrode, nothing is deposited on it. 
Thus, the counter electrode is preferably compatible with the 
aqueous acid solution and for this purpose, platinum may be 
used. 
10 Reference Electrode 
The reference electrode 108 should provide a stable 
measure of the deposition potential so that the power supply 
can be operated at the desired voltage. This is particularly 
important since the voltage can influence the composition 
and uniformity of the deposited film. A calomel (HgiHgCl) 
electrode was used since it is compatible with the electrolyte 
and the electro-chemical deposition operating conditions. 
Since there is the possibility of a slow leakage of C1 from the 
calomel electrode, it is placed in a second container and 
filled with a KNO, solution. A capillary bridge filled with 
glass wool and KNO, was used to make the complete 
electrical connection to the electro-deposition solution. 
A no-leak reference electrode (such as AgiAgCl) can also 
be used directly into the electrolyte solution, thus eliminat- 
ing the need for a salt bridge and a separate beaker. 
Bi Feedstock and Concentration 
3 u  The substrate is an essential component of the integrated Bismuth, in the elemental metallic form, is soluble in an 
microcoolerimicrogenerator devices. The substrate will aqueous solution of HNO,. For this reason, it was the 
serve the purpose of conducting the heat into and out of the preferred source of Bi in the electrolyte. Bi could, of course, 
active components (i.e., the n-type and the p-type elements) have been supplied-in other compound forms. However, 
of the devices. The substrate will also have the interconnect 35 there may be concern about interference from other elements 
electrical bus deposited onto it so that the n- and p-type introduced into the electrolyte. The concentration of dis- 
elements can be grown in the proper location so as to create solved Bi, [Bi], is an important parameter that may be 
a complete electrical circuit. coordinated with the concentration of Te, [Te], (or [Te+Se]) 
The interconnect bus work may be attached to the sub- to assure the growth of films with the preferred [Teli[Bil 
strate as a thin film in a pattern suitable for depositing the 40 ratio (or [Te+Seli[Bi+Sbl ratio). This ratio will have an 
n-type elements at the desired location. This patterning is effect upon the thermoelectric performance of the deposited 
made possible by coating the substrate with a thick films. The actual mole ratios in solution are discussed below. 
photoresist, preferably of a thickness at least the same as the Because of the low pH of the electrolyte, Bi could be 
desired height of the thermoelectric element. The photoresist 45 dissolved to concentration in the range of 0.5 to ~ O X ~ O - ~ M .  
may then have holes etched into it in the pattern correspond- However, for high quality n-type thermoelectric thick films, 
ing to the location of the n-type thermoelectric elements. with acceptable growth rates, concentrations in the range of 
The pattern in the photoresist would then correspond to the 5 to ~ O X ~ O - ~ M  may be the most productive. 
pattern of the interconnect bus on the substrate. 
so The interconnect bus should have low chemical resis- Sb Feedstock and Concentration 
tance. Copper is a good material. However, copper can 
diffuse into BiTe alloy which in turn degrades thermoelectric 
performance. Thus, the bus is preferably coated with the 
diffusion barrier layer prior to copper coating. The final 
coating on top of this diffusion barrier layer has to be 
compatible with the aqueous acid solution. A suitable mate- 
rial is platinum (Pt) and so this is the preferred material onto 
which the BiTe alloy is electrodeposited. A contact layer 
such as Bi can also be deposited on top of the Pt coating 
prior to BiTe alloy deposition in order to improve mechani- 
cal bonding after suitable heat treatments. To assure uniform 
growth and a smooth texture to the electrochemical depo- 
sition elements, the substrate may have a smooth surface. 
The substrate is connected to the negative terminal of the 
deposition power supply. 
The preferred feedstock for the antimony was the elemen- 
tal form, although Sb,O, could also be used without intro- 
ducing additional elements into the electrolyte. Sb salts are 
ss also suitable but they typically introduce contaminants such 
as C1 or F. FIG. 9 shows the solubility of the different 
materials. Compared to Bi or Te, Sb has a more limited 
solubility, up to 9~1O-~M/l ,  in the 1 molar nitric acid 
solution, so Sb was the determining constituent for the Bi 
Without any chelating agent, and to obtain stoichiometric 
BiTe alloy films, typical Sb concentrations used for electro- 
chemical deposition were in the range of 0.1 to 0 . 9 ~ 1 0 - ~ M .  
65 Using these concentrations, the complete range of BiTe alloy 
solid solutions could be obtained, as shown in FIG. 15. 
However, due to the low concentrations of the elements in 
6o and thermoelectric concentrations. 
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the electrolyte, typical deposition rates for the film were on 
the order of 1 pmihour (typical current densities were less 
than 0.6 mA/cm2). To increase the deposition rate, higher Sb 
concentrations were prepared by introducing chelating 
agents such as tartaric acid (C,H,O,) EDTA and EGTA. 
Using tartaric acid (a very weak acid that does not change 
the overall solution pH), [Sb] concentrations up to 8xlO-'M 
can be prepared (two orders of magnitude higher than 
without tartaric acid) and are stable at room temperature. 
E.g., for a calculated [Sb] solubility of [Sb]=0.85 mM, the 
achieved [Sb] was 0.7 mM at pH=O. 
Experiments show that films deposited at high electro- 
chemical deposition voltages and low antimony concentra- 
tions result in films having a rough, sponge-like surface. In 
addition, these films are thin due to the low deposition rate 
(1-2 pm per hour). In contrast, films deposited at a lower 
voltage but at higher antimony concentrations were consid- 
erably smoother, and could be grown more rapidly (e.g., 10 
pm per hour). 
Te Feedstock and Concentration 
As with Bi, the elemental form of thermoelectric is 
soluble in 1 molar aqueous nitric acid. This may be the 
preferred form of feedstock since other elements would not 
be introduced into the solution. Te is also soluble in the 
range of 0.5 to ~ O X ~ O - ~ M .  To facilitate rapid film growth, 
the concentration of greatest interest was in the range of 5 to 
1 0 ~ 1 0 - ~ ~ .  
Se Feedstock and Concentration 
The elemental form of Se is soluble in 1 molar aqueous 
nitric acid. Se is also soluble in the range of 0.5 to ~ O X ~ O - ~  
M. To facilitate rapid film growth and to achieve the desired 
BiTe alloy composition (0.15<x<0.45), the concentrations of 
greatest interest were in the range of 0.5 to 2.5xlO-,M. 
[Te]i[Bi] Mole Ratio in Solution 
One objective was stoichiometric BiTe alloy films for 
their optimized thermoelectric performance. Other param- 
eters affect the uniformity and composition of the electro- 
chemical deposition films, but certainly the mole ratio has a 
significant effect. For depositing BiTe alloys, [Te]i[Bi] mole 
ratios of 1 to 2 were evaluated (i.e., the [Bi]i[Te] ratio was 
determined to be in the range of 0.7-0.8 following tests 
where the ratio was varied from 0.1 to 3.5). Typical con- 
centrations that produced acceptable films were ~ O X ~ O - ~ M  
of Te and 8xlO-,M of Bi ([Te]i[Bi]=1.25). For depositing 
BiTe alloy compositions (with 0.15<x<0.45), it was deter- 
mined that similar anion to cation mole ratios could be used 
([Te+Se]/[Bi]=l.l to 1.5) by adding small amounts of Se to 
the electrolyte. [Te]/[Se] mole ratio values of 5 to 10 were 
used to achieve the desired ternary compositions. 
These ratios were found to be appropriate if concentra- 
tions are kept fairly high, greater than about 4 mM. The 
results are significantly different if using low-element 
concentrations, such as around 1 mM. 
N-type Bi,,Sb,Te, films were also prepared by using a 
suitable electrolyte composition [Bi]-0.4[Sb]-l.6[Te]-0.7 
and 2 mM C,H,O, and voltage -60 mV. 
ECD Voltage and Current Density 
Voltammograms were measured for the reduction of both 
BiO' and HTeO,' on platinum substrates. FIG. 10  shows a 
16 
voltammogram of Bi and Te deposited on platinum. A 7  mM 
concentration of Bi is provided, along with a 10 mM 
concentration of Te in 1M nitric acid. Working and coun- 
terelectrodes of platinum are used. 
Both Bi and Te were observed to deposit at voltages in the 
range of 0.0 to -0.2 V versus a standard HgiHgCl calomel 
electrode. A co-deposition voltammogram for a Bine  elec- 
trolyte is shown in FIG. 11. Thus, co-deposition of Bi,Te, in 
i o  a range of voltages from 0 to -0.1 V may be performed. 
Development of the electrochemical deposition process has 
shown that a voltage in the -2 to -10 mV range, versus a 
standard Hg/HgCl calomel electrode, produces the desired 
BiTe alloy films. At these voltages, typical current densities 
are in the range of up to 8 mA/cm2 and produced film growth 
rates in the range of 1 to 15 pmihr. Higher voltages may be 
used, e.g., -60 mV, but higher voltages also tend to produce 
dendritic growth. The micrographs in FIGS. 20A-20D show 
20 30 pm thick BiTe alloy columns grown within columnar 
holes initially etched into a thick photoresist layer. FIG. 12 
shows the influence of the concentrations of electrolytes on 
the final film. FIG. 13 shows the x-ray diffraction pattern of 
a BiTe alloy film, as-deposited and after a short heat 
In addition to the deposition voltage, the growth rate is 
also controlled by electrolyte s t i r r ing,  e lement  
concentrations, and temperature. Similar deposition voltages 
30 were used for depositing Bi,Te,,Se, compositions (with 
0.15<x<0.45). 
FIG. 14 shows a micrograph of ECD-grown BiTe alloy 
films. Such films may be deposited on a variety of substrates, 
35 such as Mo, platinum, stainless steel, metallized silicon, 
metallized aluminum nitride, and metallized diamond. As 
may be seen, the top surfaces of such BiTe alloy films are 
relatively smooth. Their roughness may be less than one 
micron. Generally, their smoothness depends on substrate 
5 
15 
25 treatment. 
40 texture, roughness, and growth rate. 
N-Type Performance 
Measurements of the electrical transport properties have 
45 been conducted on some of the as-deposited films. Van der 
Pauw electrical resistivity and Hall effect (coefficient and 
mobility) are measured in the plane of the deposited films 
(after removal by delamination from the metallized electri- 
cally conducting substrates (for these measurements, the 
films should be at least 30 pm thick)), and the Seebeck 
coefficient was measured in a cross-plane direction. For the 
latter measurement, a small A T was applied across the film 
thickness. In addition, the sample may be left on the elec- 
55 trically conducting substrate (e.g., the Pt substrate) and 
thermocoupled pressure contacts may be applied. In 
addition, thermal conductivity measurements may be made 
using the 30 technique. The transport property measure- 
ments were primarily made at room temperature although 
Results show heavily doped n-type behavior with high 
electron concentrations (-1x1OZo cm-) and relatively low 
Hall mobility values (-15-25 cm2/Vs). Resistivity values 
65 (parallel to the C axis) were measured to be P=12 mQ.cm. 
These results were true regardless of the deposition voltage 
provided that [Bi] and [Te] concentrations were several mM 
60 some samples were measured in the 80400K range. 
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(e.g., greater than 4). Seebeck coefficient values ranged from 
-50 pV/K to over -100 pV/K near room temperature. 
Bi,Te,,, Se,,, alloy films show n-type behavior, although 
not heavily doped. 
Annealing 
Post-ECD heat treatments improve the thermoelectric 
performance of the as-deposited thick films. Systematic 
experiments have shown that heat-treatments in the range of 
150 to 300" C. for 1 to 250 hours in an inert atmosphere (or 
vacuum or hydrogen) promotes annealing of crystal defects 
responsible for the high electron concentrations and poor 
carrier mobilities. This is illustrated in FIGS. 18 and 19 by 
the sharp increase in carrier mobility (FIG. 19) and corre- 
sponding decrease in electrical resistivity (FIG. 18) for a 
Bi,Te3 film. 
Carrier concentration (i.e., doping level) is usually con- 
trolled by stoichiometric deviations. The electrical proper- 
ties are improved by anneals. For example, doping levels 
decrease when carrier mobilities increase. The Seebeck 
coefficient increased to -2OOpVIK after a 250" C. anneal. In 
addition, Hall mobility increased to about 80 cm2/Vs. Typi- 
cal heat treatment conditions in a vacuum environment 
leading to good thermoelectric properties are 200-300" C. 
for a few hours or longer, e.g., 250" C. for a 48-hour period. 
Heat treatments may occur in vacuum, hydrogen 
atmospheres, or inert atmospheres such as argon. 
Since heat treatments are an integral part of the thermo- 
electric element fabrication process, the role of a stable 
diffusion barrier is important to prevent rapid degradation 
from Cu and/or solder contamination of the thermoelectric 
material. 
It is also noted that Sb could be used to increase the 
Seebeck coefficient and to enhance electrical conductivity; 
however, too much Sb will cause the deposited film to 
switch to p-type. 
The above describes the growth of the n-type legs. The 
p-type legs are formed using a similar operation. 
ECD of P-type BiTeSb Thick Films 
ECD of Bi, Sb, and Te from aqueous solutions of nitric 
acid is useful and thick films with good thermoelectric 
properties can be made reliably. Electro-chemical deposition 
tests have been performed to validate the growth of BiTe 
alloy p-type thermoelectric elements with satisfactory ther- 
moelectric performance. 
Setup 
A typical configuration for producing p-type thick films is 
the same as shown in FIG. 8. The main elements of the setup 
are an electrolyte in a glass container 102; a cathode 
electrode 104 (the substrate for thermoelectric element 
growth); a platinum anode electrode 106 (also referred to as 
the "counter electrode"); a reference electrode 108; a stirring 
rod (not shown); and a power supply 110 to provide a 
constant voltage during deposition. The electro-chemical 
deposition can be performed in an open beaker while using 
normal laboratory precautions when working with low pH 
acid-aqueous solution. 
The electrolyte is also the same as described above for 
n-type, as is the electrolyte pH, Electrolyte Agitation 
S 
10 
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(Stirring), Substrate Interconnect Bus/Photoresist, Counter 
Electrode, and the Reference Electrode. 
Bi Feedstock and Concentration 
Because of the low pH of the electrolyte, Bi could be 
dissolved to concentration in the range of 0.5 to ~ O X ~ O - ~ M .  
This offers a broad range of concentrations. However, for the 
deposition of high quality p-type Sb,Te3-rich Bi,,SbxTe3 
thick films with acceptable growth rates, concentrations in 
the range of 0.5 to ~ . O X ~ O - ~ M  may be the most preferred. 
Te Feedstock and Concentration 
As with Bi, the elemental form of thermoelectric is 
soluble in 1 molar aqueous nitric acid. This was the preferred 
form of feedstock since other elements would not be intro- 
duced into the solution. Thermoelectric is also soluble in the 
range of 0.5 to ~ O X ~ O - ~ M .  To facilitate rapid film growth of 
proper stoichiometry, the concentration of greatest interest 
was in the range of 1 to ~ x ~ O - ~ M .  
Se Feedstock and Concentration 
The elemental form of Se is soluble in 1 molar aqueous 
nitric acid. Se is also soluble in the range of 0.5 to 10x10- 
3M. To facilitate rapid film growth and to achieve the desired 
BiTe alloy composition (0.15<y<0.45), the concentrations of 
greatest interest were in the range of 0.5 to 2 . 5 ~ 1 0 - ~ M .  
ECD Voltaqe and Current Density 
Bi, Sb, and Te were observed to deposit at voltages in the 
range of -25 to -200 mV versus a standard Hg/HgCl 
calomel electrode (see the voltammogram of FIG. 10). Thus 
BiTe alloys may be deposited in a range of voltages from 0 
to -0.3 V, e.g., -70 mV to -150 mV. In fact, little or no 
deposition occurs for voltages less than about -0.08 V. 
Voltammograms were measured for the reduction of BiO', 
SbO' and HTeO,' on platinum substrates. Electro-chemical 
deposition with Sb present and no chelating agent required 
a more negative voltage than was needed for the preparation 
of n-type films. Voltages ranging from -100 mV to -250 mV 
were found to produce p-type films with the required 
Sb,Te3-rich stoichiometry e.g., 60 at % Te). At these 
voltages, typical current densities were about 1 mA/cm2 and 
produced film growth rates of about 1 pm/hr. In some 
situations, the surface morphology was rough and had 
dendrites. 
To work at lower voltages (-25 to -100 mV) and higher 
deposition rates (5-10 pmihour), much higher [Sb] concen- 
trations are required to maintain the Sb,Te3-rich ternary 
alloy composition. Typical electrolyte concentrations of 
Bi:Sb:Te are 1.0:32.0:4.0 (in 10-3M) for such deposition 
experiments. At those voltages, typical current densities are 
in the range of up to 6-8 pA/cm2 and produced film growth 
rates in the range of 5 to 10 pmihr. 
The micrograph in FIG. 17 shows 20 pm thick 
Bi,,Sb,,Te,, film grown by this technique. 
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Te to Bi+Sb Mole Ratio in Solution 
One objective is to produce thick Bi,.,Sb,Te, films with 
an atomic ratio similar to optimized bulk grown crystals. 
This means films of 75 to 90% Sb,Te, and 10 to 20% BiTe 
alloys. Other parameters affect the uniformity and compo- 
sition of the electrochemical deposition films, but the mole 
ratio in solution has a significant effect. P-type Bi,,Sb,,Te, 
thick films were produced with solution concentrations of 
Bi:Sb:Te of 10 0.18:0.90:1.70 (in lO-,M) without chelating 
agent, or 0.2:1.6:0.7 or 1:8:2 with chelating agent. 
FIG. 15 shows the atomic Sb/Bi ratio in the deposited 
BiTe alloy film as a function of the aqueous concentrations 
of these elements in the electrolyte. Deposition voltage, 
temperature and Te concentration were identical throughout 
these experiments. Compositions corresponding to premium 
bulk alloys were obtained for [Sb]i[Bi]-4.5. 
As shown in FIG. 15, by keeping a constant [Sb]i[Bi] ratio 
as well as a constant [Te]/[Bi+Sb] ratio, suitable films were 
produced with concentrations ranging from 0.3 to 0 . 9 ~ 1 0 - ~  
M provided that the deposition voltage was maintained in a 
-100 to -200 mV range (relatively to a standard calomel 
electrode). When working at lower voltages and higher 
deposition rates, much higher [Sb] concentrations are 
required to maintain the Sb,Te,-rich ternary alloy compo- 
sition. Suitable electrolyte concentrations of Bi:Sb:Te are 
1.0:32.0:4.0 or 0.2:1.6:0.7 (in lO-,M). This is shown in FIG. 
16 using a 10 M concentration of BiTeSb. The introduction 
of suitable amounts of Se into the electrodeposited film to 
form quaternary solid solutions can be done by using 
[Te]i[Se] mole ratio values of 5 to 10. 
p-type Characterization of Films 
The transport properties of the ternary films have been 
measured. Some of these films were those deposited on 
platinum substrates. The measurements confirmed the ter- 
nary film's p-type conductivity. In addition, the Seebeck 
values were shown to be sensitive to the film's stoichiom- 
etry. 
Measurements of the Seebeck coefficient have been con- 
ducted on some of the deposited films. Seebeck coefficient 
values (measured in a cross-plane direction) as high as 250 
pVK3'-' were obtained, depending on the actual composi- 
tion of the films. The electrical resistivity and thermal 
conductivity of these films is likely close to that of bulk 
state-of-the-art thermoelectric BiTe alloys. 
Anneal 
Suitable heat treatments, up to 300" C. for several hours, 
may also be used to anneal structural defects introduced 
during film growth. "High" values of thermal conductivity, 
as used herein, refers to a level of thermal conductivity 
sufficient to not pose a significant thermal impedance. This 
may improve transport properties as in the case of n-type 
BiTe alloy films grown by electro-chemical deposition. For 
example, an anneal of 300" C. for 1 hour increased the 
Seebeck value of one film from 57 to 93 p V K .  
Since heat treatments are an integral part of the thermo- 
electric element fabrication process, the role of a stable 
diffusion barrier is important to prevent rapid degradation 
from Cu and/or solder contamination of the thermoelectric 
material. 
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In all of these processes, a thick photoresist may be used 
to maintain the geometry of the legs. FIGS. 20A-20D show 
micrographs of legs grown by the above process of thick 
photoresist deposition and patterning. 
In other embodiments, the hot-wall method may be used 
to generate the BiTe alloy-based film. This technique is used 
to deposit films having thicknesses as high as about 30 pm. 
Here, the material to be evaporated is placed in a quartz tube 
i o  located inside a vacuum chamber. Asubstrate and solid BiTe 
alloy-based material are placed, respectively, in the top and 
bottom portions of the tube. The substrate, tube walls, and 
BiTe alloy-based material are then heated to a temperature 
which causes the thermoelectric material to evaporate and 
form on the surface of the substrate. Individual n- and 
p-doped materials are formed by feeding the appropriate 
doped material in bulk form in the chamber. 
Other thick film growth techniques might include those 
20 commonly used in the semiconductor fabrication industry: 
vacuum evaporation, CVD (chemical vapor deposition) and 
sputter deposition. While these techniques will probably 
produce thermoelectric materials with the desired 
performance, they are best suited to devices with dimensions 
smaller than a micrometer due to their slower growths (when 
compared with ECD). 
Once appropriate electrochemical depositions of n-type 
and p-type thermoelectric legs are determined, the next step 
30 is to pattern the legs. For these purposes, thick photoresists 
were developed. For example, in the prior art, photoresists 
are available but are rated for at most 10 to 20 micrometer 
thicknesses. X-ray lithography techniques allow thicker 
growths but are cumbersome and expensive. In the present 
system, very thick photoresist layers are required, e.g., up to 
about 60 pm. 
Two types of masks were developed. For the first mask, 
10 square shaped patterns were provided. These squares had 
40 sizes of 50, 75, and 100 micrometers. A 200 micrometer 
pitch was provided. After exposing the photoresist, the 
squares were rounded at the angles. Due to the thickness, 
these squares were obtained with two successive coatings. 
Process parameters were optimized to improve the adhesion 
of the photoresist and the verticality of the wall. 
For the second mask, square and circle patterns were 
provided in sizes of 10,20,50, and 100 micrometers. Single 
and double pitches were provided. 
In experiments using the first mask, one aspect noted was 
that air trapped inside the holes required removal so that the 
holes could be properly wetted. 
Initial experiments partially cracked and lifted the pho- 
5s toresist. This resulted in muffin-like deposits and star-like 
legs, as shown in FIGS. 21A & 21B. A solution to this was 
to begin the process with a few seconds, or up to 1 to 2 
minutes, of ultrasonic agitation in deionized water. 
Square legs were also deposited which were 30 microme- 
6o ters tall and 60 micrometers wide. Experiments showed that 
the leg growth mushrooms on top of the photoresist layer as 
soon as the leg becomes taller than the patterned hole. One 
remedy is to monitor the current intensity as a function of 
65 time. Once the leg becomes taller than the hole, the surface 
area may significantly change, significantly altering the 
current. By determining when the current intensity changes 
5 
2s 
3s 
4s 
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US 6,787,691 B2 
21 22 
significantly, the time for deposition may be predetermined. 
Using this predetermined time, leg deposition can easily be 
confined to the patterned hole. Using such techniques, the 
successful growth Seen in FIGS. 22A and 22B may be 
obtained. FIG. 2 2 c  shows depositing 11,000 legs in a 3x3 
square mm area using this technique. 
may have more strength per unit size. 
reversing the polarity of the electrochemical deposition 
voltage once the leg height is at or above the desired height. 
In this way, a Partial removal of materials may be effected 
with can make the Of the legs more flat Or which can 
remove mushroom growth. The mechanism for the removal 
is that the irregularities are preferentially removed as they 
cause higher electric fields to be produced in their vicinity. 
Using the second mask, ultrasonic agitation in deionized 
exposures of the same photoresist are performed. In such 
procedures, it is dificult to perform the second step as the 
photoresist has already been hardened once. It may be 
preferable to use yellow light as the illuminating light in the 
first exposure step to prohibit complete hardening of the 
photoresist. 
substrate 1202, metallization layer 1204, n-legs 1210, and 
i o  p-legs 1212. Referring to FIG. 23D, an underfill material 
1214 is provided between the legs, The underfill material 
was originally developed for flip technology, The 
underfill material 1214 generally requires curing (such as at 
least about 150" C. for 30 minutes). The underfill material 
1214 allows for further processing without loss of mechani- 
cal integrity, F~~ chemica~-mechanica~ polishing 
may be required and may be provided with the strengthened 
legs. 
These legs are preferably since legs FIG, 23C shows all of the photoresist dissolved, leaving 
growth be monitored and assisted 
water was again performed. This was somewhat more dif- 20 
ficult to Optimize due to very different pattern sizes. Legs 
were deposited in both square and round shapes. Character- 
Referring to FIG. 23E, a diffusion barrier is then deposited 
on top of the legs and underfill material. At this point, 
electrode material 1216 may be deposited to connect the 
istic dimensions included a height of 45 micrometers and a n-type material with the p-type material in appropriate 
width Of 2o micrometers. very spaces were success- locations. The electrode material may be made of gold, tin, 
deposition. The leg pattern 25 or other similarly conductive materials. The photomask is 
used to allow deposition of electrodes 1216 in desired 
by 
was tightly conformed to the Pattern geometry. The legs 
were confinable to the patterned hole. However, due to the 
increased pattern sizes after etching, only double pitch 
patterns in the "10 micrometer" mask could be successfully 3o 
used (overlapping occurred in single-pitch "10-micrometer'' 
patterns). 
111. 
locations, This photomask is shown in FIG, 2 3 ~  as mask 
1218, 
Referring to FIG. 23F, a substrate 1202' is shown with 
similar electrode layers 1216, as are located in FIG, 23E, 
Substrate 1202' may be bonded to substrate 1202 and its 
opposite electrodes 1216'. Bonding may be accomplished 
using a bonder-aligner with a brief heat treatment. The 
precision of bonding should be on the order of 5 microme- 
ters. The heat treatment could be for, e.g., three minutes to 
300" C., and 7 minutes down to 100" C. 
Coatings: Coating 1 Coating 2 40 Referring to FIG. 23G, the growth substrate 1202 may 
then be removed. A new photomask may be applied and AZ Adhesion promoter 30" - 
Dry spin 1000 rprni20- - electrodes 1216"' may be applied on the lower surface of the 
Resist dispense Syringe (0 rpm) leg structure. A substrate 1202", similar in structure to 
substrate 1202', may then be attached to the bottom side of Spinning 1000 rpm/lO- 2000 rpm / 30" 
Wait time 5' 5' 4s  
Ramp 200" Ch-4 (RT-105" C.) - the leg structure by disposing electrodes 1216" opposite 
Soft bake 5'/105" c .  5'/105" c .  electrodes 1216"'. In this manner, the appropriate electrical 
connections may be made for all of the thermoelectric legs. 
Develop : The structure may be used as shown in FIG. 23G, in 
50 which the underfill is retained in order to allow a very high 
ruggedness for the device. Alternatively, for appropriate 
aPPlications, the underfill material may be removed, as 
shown in 
FIGS. 24-26 show another embodiment of a growth 
method, termed a "bipotentistat" method. Using this 
technique, legs of both doping types may be grown without 
the need to cover legs of one type with a cover layer as is 
necessary in the ~ ~ b o d i m e n t  of FIGS. 23A-23H. 
FIG. 24 shows two working electrodes 3902 and 3904 are 
disposed in a first bath 3901, which may be NHO,. The 
substrate may be placed on one of the working electrodes as 
An Of the photoresist technique is shown in accompanying leg structure by disposing electrodes 1216 
3 s  
TABLE I11 
Photolithography: 
Resist: Shiplev Microdeposit SJR5740 
Syringe (0 rpm) 
Thickness 24 ,um 18 ,um 
Exposure: 130"/-8W cm-'/405 nm 
6-1O"iClariant AZ 421K (1:l) 
FIGS. 23A-H show an embodiment of the fabrication 
method. Asubstrate 1202 is shown with a metallization layer 
1204. A photoresist 1206 is shown in several blocks. Pho- 
toresist 1206 is initially laid down in known manner and is 55 
patterned and etched to leave interstices where the n-type 
legs are to be deposited. As seen in FIG. 23A, this figure 
shows the n-type legs already having been deposited. 
Referring to FIG. 23B, the photoresist layer is masked 
with additional photoresist 1208 to cover the n-type legs 6o 
1210. The photomask is shifted using an aligner and is 
patterned in such a way as to allow etching at interstices 
where p-type legs are to be deposited by electrochemical 
deposition. Following this shifting and etching, p-type legs 65 electrode 3906 is also disposed in the bath 3901. 
are deposited in the manner described above. These p-type 
legs are referred to as elements 1212 in FIG. 23B. Thus, two 
23H. 
dictated by the requirements of the process. Amesh counter- 
Reference electrode 3908 is in a second bath 3907 which 
is in fluid connection with the first bath. 
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Referring to FIG. 25, substrate 4000 is patterned such that covers the n-type material 2720. The layers of p-type 
interleaving fingers 4006 and 4008 are connected to elec- material, and corresponding solder layers, are formed in 
trodes 4002 and 4004, respectively. In this figure, metalli- those holes. 
zation fingers 4006 will be the base for growth of the p-type FIG. 27D shows dissolving the photoresist 2715, 2730, 
legs 4010, and metallization fingers 4008 will be the base for 5 and the metallization between the resultant legs in the area 
growth of the n-type legs 4012. 2740 to avoid a short circuit between all of the legs. This is 
The substrate 4000 is patterned such that holes are left for done using an acid etch, for example. A top substrate 2742 
growth of legs 4010 and 4012. However, each growth can is added to form interconnections 2744 between the adjacent 
occur successively without the need to cover the previously n- and p-layers. 
grown legs, This is a significant manufacturing advantage lo h alternative formation technique, which we call an 
Over the first growth embodiment described above at least interdigitated technique, is described with reference to FIG. 
because it avoids the problem of double exposure of the 28. This begins by forming a substrate with metal “fingers.” 
photoresist. The substrate is shown in cross-section in FIG. 28A, and is 
shown from above in FIG. 28B. Further detail blow-up of 
the fingers is shown in FIG. 28C. As can be seen from this chosen, and growth of the other prohibited, by a careful figure, each of the fingers is formed with increased size choice of voltages for each of the electrodes. FIG. 26 shows rounded parts on each finger 2800. According to this 
technique, one of the legs will be formed at each round part a voltammogram of a general system. Growth of, e.g., n-type 
or p-type legs may occur at point 4106. No growth occurs at 
point 4102 and removal of the deposited film occurs at 4104. The process carries on using the techniques shown in FIG, 
These are and depend On the system. In general, 28D. First, as in the above technique, a photoresist 2810 
growth of an n-tYPe or P-tYPe 1% may occur at Point 4106 with holes 2812 is added. The first hole over a first portion 
in the graph, and no growth Occurs at 4102. Thus, the of the finger is filled with n-type material 2820 as shown in 
bipotentistat may be set UP with appropriate voltages such 2s FIG. 28E. This is done in an n-type electrolyte where the 
that growth Occurs for the n-tYPe but not for any other p-type fingers are biased positive to prevent deposition. 
growth, e& one of the voltages is at Point 4104 and the Subsequently, as shown in FIG. 28F, the p-type ECD is 
other is at 4102. The bath and voltage may then be changed carried out in a p-type electrolyte to form p-type material 
SO that growth Occurs for the P-tYPe but not for any other 3o 2830. During this time, the n-type electrodes are biased 
growth. positive in order to prevent their deposition. This results in 
Variations of the this bipotentistat technique may also be n- and p-legs which are adjacent to one another. 
used. This can be done in two different ways: FIG. 28G shows depositing a thin layer of metallization 
1) only one bath, but two voltages results in two different 2840 to the tops of the n- and p-legs. This also has an 
compositions, one n-type the other p-type. This can be 35 undesired effect of adding excess metallization on top of the 
done with the bipotentiostat since it can control inde- photoresist 2810, 
ues (On the Same provided that two separate techniques, e.g., dipping the entire substrate into acetone. 
A top substrate is then attached as shown in FIG. 281. At electrodes4ne for n, one for p-are patterned on it), 
this time, the bottom substrate is removed to remove the 2) two baths but same configuration: in sequence, first 
bath, electrode for n-type, electrode at voltage so otherwise short circuit that would exist between all the legs. 
that no deposition takes place (zero current); then A new bottom substrate is interconnected as shown in FIG. 
second bath, electrode 1 at zero current, electrode 2 for 28J, which includes new bus Portions bonded to the legs as 
P-tYPe. 4s shown in FIG. 28K. The interconnection can be, for 
Additional formation embodiments are shown in FIG. 27. example, as shown in FIG. 28L. 
FIG. 27A shows the first step of the process. A substrate In summary, a thermoelectric device has been developed 
2700 of siliconiSi0, is first formed. This is formed with a which may advantageously be employed for powering small 
thin conductor, approximately 0.5 pm thick, of etchable consumer electronics such as watches. N-type legs of sig- 
conductive material 2702. The preferred material, for nificant thickness are deposited using materials such as BiTe 
example, is TiAl. Copper pads 2704 and 2706 are formed on alloys. Such legs may be deposited at high deposition rates, 
the thin conductor 2702 and are each covered with a meaning that only two to three hours may be needed for 40 
diffusion barrier 2708,2710 of a type previously discussed. micrometer-thick legs. Changes in stoichiometry and sur- 
In FIG. 27B, a photoresist 2715 is formed which has first 5s face morphology are well understood. P-type layers of 
hole areas 2718. Each of these hole areas 2718 will be filled (Bi,.,Sb,),Te, layers have also been deposited using 
with an n-type material 2720. Note that the n-type material increased Sb solubility achieved by using tartaric acid. This 
is formed to one side of each of the copper pads 2706,2704, has resulted in a vast improvement in deposition rate and 
i.e., not centered over the pad. The n-type material is surface morphology, resulting in less sponge-like deposits. 
covered with a Ni diffusion barrier 2722 and a solder layer 6o Diamond substrates (100 pm to 1 mm thick) can be 
2724 which is BiSn or PdSn. All of this can be done by obtained from a number of commercially available sources 
electrochemical deposition. (e.g., Norton, Diamonex, Crystalline Materials, and General 
FIG. 27C shows the next step of adding another, thin, Electric). Materials other than diamond which may be used 
photoresist layer 2730, and opening second holes 2732 65 include: high purity silicon, aluminum nitride, or materials 
which will be used for the p-type material. This is preferably with similar properties available from, e.g. Carborundum, 
done under yellow light. The thin layer of photoresist 2730 Inc. 
Growth of the n-type or p-type legs may be selectively 15 
20 2802, 2804. 
pendently separate electrodeposition In FIG. 28H, the photoresist is removed by conventional 
or 40 
so 
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The performance of the device depends on the size of the 
thermoelectric legs, the number of legs, the temperature 1 L  e = - = -  difference across the legs, the electrical contact resistance h hos 
between these legs and the upper and lower stack structures, For the watch, 
1' +e, e = e o +  - + - + -  ( e p  e, e, +eTEC 1 1  1 and the thermal resistance between the heat-dissipating device and the substrate. 
A useful amount of electrical power for a thermoelectric 
device to produce to power an electronic device may be on 
the order of several tens to hundreds of microwatts at one 10 
volt in low AT environments. 
FIG. 4 shows a detail of the circumferential configuration 
of a watch body, which represents the major contribution to 
parallel heat flow. This configuration has a height h, a radial 
width w, and a radius (to the center of width w) of r. E.g., 
A wristwatch application is described as an example. It 1s h may be about 4 mm, r about 20 mm, and w about 3 mm. 
Assuming a plastic body, hplastic s about 0.2 Wlm-K, and 8, 
is about 50 WW. In this analysis, values of 8, of about 100 
K/W and hBi.Te of about 1.5 Wlm-K were also used. In the 
EXAMPLE 
should be noted that any electronic device with similar 
power requirements may be powered similarly, as long as a 
thermal gradient is present. 
This low AT is assumed as an operating Point due to 2o 
uncertainty in the ambient environment and the efficiency of 
heat rejection. A desirable size for the thermoelectric device 
module may be in the range of about 1.5 1nmxl.5 mm in 
such an application. 
A basic heat collection area of 100 mm2 is considered 
rejection occurs from the outer edge of the watch front, or detail above, those having ordinary &ill in the art will 
the face (the center is typically glass). Thus, it may be 30 certainly understand that many modifications are possible in 
desirable for the thermoelectric device to be positioned the preferred embodiment without departing from the teach- 
around the circumference of the watch interior, drawing heat ings thereof, All such modifications are intended to be 
rials can be substituted for the BiTe alloy-based material to front side. 
A thermal analysis of one potential watch configuration 3s achieve different performances and temperature ranges. 
Some suitable materials exhibit a ZT value greater than 1, 
where ZT is a figure of merit defined as: 
AT may be as low as 1" C, for a wristwatch application, Of 'Bi-Te, a 'TEG Of about 50 was Obtained. 
From this analysis, a thermal resistance budget for the 
thermoelectric device element was established at a value of 
50 K/W (equivalently, 500 c./w). This thermal resistance 
budget can be used to evaluate candidate thermoelectric 
2s device configurations which produce the required voltage 
and power and have an acceptably high thermal resistance. 
(e.g., lo mmxlo mm> for PUToses Of this discussion. Heat Although only a few embodiments have been described in 
from the 'lid back, and rejecting heat to the periphery Of the encompassed within the following claims, E,g,, other mate- 
has been performed. This analysis identifies the design 
operating temperature and a thermal resistance budget for 
the thermoelectric device. One complication for the analysis 
rejection (i.e., the air temperature and humidity) and the type 
of clothing being worn. An additional variable is the amount 
of time a watch is worn each day. Thermal and structural 
of the device under various operating conditions, Consider- 4s electrical resistivity, and k is the thermal conductivity. In 
general, however, this depends on the application. For ations include the thermal resistance, heat spreading, and the example, such a criterion may not be applicable for waste 
leg configuration. Considerations for mechanical stress heat recovery systems, etc, 
should further include device failure due to thermal cycling. In other embodiments, each of the materials listed in 
One possible design temperature differential identified by 50 Table I may be replaced with another material having 
the analysis is 1" c .  Using a figure of merit of 200 iuvl" c .  suitable electronic, thermal, and mechanical properties and 
Per BiTe 1% the thermoelectric device Power Source would substituted into the power-generating device. The structures 
require 5 0  legs for the design temperature differential of of the upper and lower stack structures can also be modified. 
carbide, or related materials, such as aluminum nitride, the watch. 
The thermal resistance budget depends on the conduction boron nitride, or beryllium oxide have properties close to 
paths for the heat flow from a watch back to a front surface. those for diamond. In general, these materials are electrical 
These include thermoelectric device elements OTEG, air insulators, have high thermal conductivities, and are 
resistance within the watch ea, skin contact resistance Os, a 60 durable. Other materials having desirable thermal, 
heat transfer resistance to the ambient air eo, a heat con- mechanical, and electrical properties, such as ceramics or 
duction resistance of other internal watch parts e,, and a polymers, may also be used. 
contact resistance with the thermoelectric device 8,. Thermoelectric BiTe alloy-based alloys can also be 
As is known, resistance [K/W] is inversely proportional to 6s deposited as a film using the flash-evaporation method. In 
conductance [W/K], and conductance equals conductivity this technique, the BiTe alloy-based material, in the form of 
times area divided by length [Wlm-K]: fine grains, is fed into a high-temperature heating chamber. 
is a large variation in the ambient environment for heat 4o ST2 
@ . k )  
ZT = ~ 
models may be used to determine the optimum configuration where s is the material's Seebeck coefficient, p is the 
lo c. to produce the One (Open circuit) required to run ss High-thermal conductivity materials, such as silicon 
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The chamber is then evacuated and heated to the desired 
temperature. N-type BiTe alloys can be grown by introduc- 
ing an additional chalcogen source, such as tellurium or 
amount of chalcogen can be varied by adjusting the tem- ' 
perature (and thus the vapor pressure) of the source material. 
Similarly, p-doped films can be grown by introducing addi- 
tional bismuth, antimony, or tellurium to the source material, 
thicknesses on the order of a l e 2 0  pm can be formed with 
this method. 
The techniques can also be used to form nanowires by 
using electro-deposition for filling porous templates with 
nanotube structures. Low dimensionality thermoelectric 
materials will likely have better performance due to quan- 
tum effects and interface transport effects for electrical and 
thermal transport parameters. 
following claims. 
a plurality of p-type thermoelectric devices, also having 
first and second ends with the same temperature gra- 
dient thereacross; 
in thickness or less; 
a first series connection between a first end Of said first 
n-type device and said first end of said first p-type 
device and a second series connection between said 
second end of said first p-type device, and a second end 
plurality of p- and n-type devices in series with one 
another, maintaining a thermal parallel relationship. 
2. A device as in claim 1 wherein said connections are 
connected by a solder bump. 
3. Adevice as in claim 1 wherein there are more than 1000 
of said legs. 
4. A device as in claim 1 wherein there are more than 
10,000 of said legs. 
5 .  A device as in claim 1 further comprising a first 
diffusion barrier at said first end of each of said n-type 
devices and said p-type devices, and a second diffusion 
barrier at a second end of each of said n-type device and 
p-type device. 
selenium, into the heating chamber. The stoichiometric each Of said n- and legs being 40pm 
and by adjusting the temperature accordingly. Films having 10 of a second n-type device, to thereby place at least a 
Still other embodiments are within the scope of the 2o 
What is claimed is: 
1. A thermoelectric device, comprising: 
a plurality of n-type thermoelectric devices, having first 
and second ends with a temperature gradient there- 25 
across; * * * * *  
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